PIC16C55A-04/P【PDF 128/194 页】IC MCU OTP 512X12 28DIP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3875

124页 125页 126页 127页 [128页]129页 130页 131页 132页

2002 Microchip Technology Inc.

Preliminary

DS30453D-page 37

PIC16C5X

8.0

TIMER0 MODULE AND TMR0

REGISTER

The Timer0 module has the following features:

8-bit timer/counter register, TMR0

- Readable and writable

8-bit software programmable prescaler

Internal or external clock select

- Edge select for external clock

Figure 8-1 is a simplified block diagram of the Timer0

module, while Figure 8-2 shows the electrical structure

of the Timer0 input.

Timer mode is selected by clearing the T0CS bit

(OPTION<5>). In Timer mode, the Timer0 module will

increment every instruction cycle (without prescaler). If

TMR0 register is written, the increment is inhibited for

the following two cycles (Figure 8-3 and Figure 8-4).

The user can work around this by writing an adjusted

value to the TMR0 register.

Counter mode is selected by setting the T0CS bit

(OPTION<5>). In this mode, Timer0 will increment

either on every rising or falling edge of pin T0CKI. The

incrementing edge is determined by the source edge

select bit T0SE (OPTION<4>). Clearing the T0SE bit

selects the rising edge. Restrictions on the external

clock input are discussed in detail in Section 8.1.

The prescaler assignment is controlled in software by

the control bit PSA (OPTION<3>). Clearing the PSA bit

will assign the prescaler to Timer0. The prescaler is not

readable or writable. When the prescaler is assigned to

the Timer0 module, prescale values of 1:2, 1:4,...,

1:256 are selectable. Section 8.2 details the operation

of the prescaler.

A summary of registers associated with the Timer0

module is found in Table 8-1.

FIGURE 8-1:

TIMER0 BLOCK DIAGRAM

FIGURE 8-2:

ELECTRICAL STRUCTURE OF T0CKI PIN

Note:

The prescaler may be used by either the

Timer0 module or the Watchdog Timer, but

not both.

Note 1: Bits T0CS, T0SE, PSA, PS2, PS1 and PS0 are located in the OPTION register

(Section 6.4).

2: The prescaler is shared with the Watchdog Timer (Figure 8-6).

T0CKI

T0SE(1)

T0CS(1)

FOSC/4

Programmable

Prescaler(2)

Sync with

Internal

Clocks

TMR0 reg

PSout

(2 cycle delay)

PSout

Data Bus

PSA(1)

PS2, PS1, PS0(1)

Sync

VSS

RIN

Schmitt Trigger

Input Buffer

T0CKI

Note 1: ESD protection circuits.

(1)

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式